Axesand12310 / ddr-resocket-multichannel-dma

git clone https://github.com/Axesand12310/ddr-resocket-multichannel-dma.git

Open-source multi-channel DDR DMA controller for FPGA: 4 write channels, 5 read channels, async FIFOs, address generation, and arbitration.