eugene-tarassov / vivado-risc-v
git clone https://github.com/eugene-tarassov/vivado-risc-v.git
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
+0
stars, 24h · #74,268
+~0
stars, 7 days · #70,449
+~0
stars, 30 days · #71,391
1.1k
★ total
256
forks · 58 open issues
Star history (as recorded here)
LanguageTcl
License—
Created2020-02-15 (6y ago)
Last push1d ago
OwnerUser
GitHub topics
Links
README
Loading README…