darklife / darkriscv
git clone https://github.com/darklife/darkriscv.git
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
+0
stars, 24h · #56,248
+~0
stars, 7 days · #56,329
+~0
stars, 30 days · #56,924
2.6k
★ total
330
forks · 6 open issues
Star history (as recorded here)
LanguageVerilog
LicenseBSD-3-Clause
Created2018-08-19 (8y ago)
Last push11d ago
OwnerOrganization