YutongChenVictor / NPU-E2E
git clone https://github.com/YutongChenVictor/NPU-E2E.git
End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference
+0
stars, 24h · #24,862
+~4
stars, 7 days · #21,100
+~15
stars, 30 days · #25,440
64
★ total · +4% this week
7
forks · 0 open issues
Star history (as recorded here)
LanguageVerilog
LicenseAGPL-3.0
Created2026-07-29 (2mo ago)
Last push2mo ago
OwnerUser
GitHub topics
Links
README
Loading README…