YutongChenVictor / NPU-E2E

End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference