SpinalHDL / VexRiscv
git clone https://github.com/SpinalHDL/VexRiscv.git
A FPGA friendly 32 bit RISC-V CPU implementation
+1
stars, 24h · #13,586
+~7
stars, 7 days · #14,105
+~30
stars, 30 days · #19,462
3.3k
★ total · +0% this week
519
forks · 145 open issues
Star history (as recorded here)
LanguageAssembly
LicenseMIT
Created2017-03-08 (9y ago)
Last push9d ago
OwnerOrganization