logisim-evolution / logisim-evolution
git clone https://github.com/logisim-evolution/logisim-evolution.git
v5.0.0 · 1mo ago
🔥 on GitHub Trending today
Digital logic design tool and simulator
—
stars, 24h
—
stars, 7 days
+192
stars, 30 days · #1,324
7.8k
★ total
1.0k
forks · 153 open issues
Star history starts 2026-10-20; the chart appears after the second daily snapshot.
LanguageJava
LicenseGPL-3.0
Created2014-09-19 (12y ago)
Last pushtoday
Watchers80
OwnerOrganization
Seen on GitHub Trending
- 2026-10-20 — #18 monthly in java · +192 ★
GitHub topics
circuitcircuitsdigital-circuitdigital-circuitsdigital-logicdigital-logic-designeducationfpgalogiclogisimlogisim-evolutionsimulatortiming-diagramverilogvhdl
Links
README excerpt
--- # Logisim-evolution # * **Table of contents** * Features * Requirements * Troubleshooting * **Downloads** * Package Manager * Nightly builds (unstable) * Pictures of Logisim-evolution * More Information * Bug reports & feature requests * For developers * How to contribute * Credits --- ## Features ## `Logisim-evolution` is educational software for designing and simulating digital logic circuits. `Logisim-evolution` is free, open-source, and cross-platform. Project highlights: * easy to use circuit designer, * logic circuit simulations, * chronogram (to see the evolution of signals in your circuit), * electronic board integration (schematics can be simulated on real hardware), * VHDL components (components behavior can be specified in VHDL!), * TCL/TK console (interfaces between the circuit and the user), * huge library of components (LEDs, TTLs, switches, SoCs), * allows for custom libraries to be loaded on startup * supports multiple languages, * and more! Getting started (no experience needed): Step-by-step first circuit: | Step | What you do | Why it matters | | --- | --- | --- | | 1 | `File → New` | Start a clean project | | 2 | Place two `Input` components and one `AND` gate | Create a simple logic function | | 3 | Add a `Probe` or `Lamp` as the output | Make the result visible | | 4 | Use the wiring tool to connect inputs → gate → output | Build the circuit path | | 5 | Toggle the inputs | Observe how logic affects the output | | 6 | Save the project | Keep your work for later | Key ideas in plain language: | Concept | What it means in practice | | --- | --- | | Component | A building block you place on the canvas | | Wire | The path that carries a 0 or 1 between components | | Signal | The 0/1 value traveling on a wire | | Subcircuit | A reusable group of components you define | | Library | A collection of components you can add to a project | If you get stuck: * Click a component and read its properties panel. * Use `Edit → Undo` to step back safely. * Check the screenshots and docs links below for examples. Image gallery: the three thumbnails above link to a larger set of screenshots in `docs/pics.md`. --- ## Requirements ## `Logisim-evolution` is a Java application; therefore, it can run on any operating system supporting the Java runtime enviroment. It requires Java 21 (or newer). Accessibility notes: * If you use a screen reader, the `docs/` pages are plain Markdown and generally read well in linear order. * If you prefer larger text or higher contrast, use your OS display settings or Java accessibility options. * Keyboard navigation is supported throughout the app; consult the in-app help for shortcuts. * The image gallery uses thumbnails that link to full-size images for better visibility. Accessibility quick setup: | Need | Tip | | --- | --- | | Larger text | Increase OS scaling or Java UI scaling | | High contrast | Enable high-contrast mode in your OS | | Keyboard-only use | Rely on menus and in-app shortcuts | --