logisim-evolution / logisim-evolution

git clone https://github.com/logisim-evolution/logisim-evolution.git v5.0.0 · 1mo ago 🔥 on GitHub Trending today

Educational Java application for designing, simulating, and timing-diagramming digital logic circuits, with VHDL and Verilog support.

Why you might care

Aimed at students and instructors learning digital logic, it offers a circuit editor, simulation, chronogram views, and a large component library. It is a maintained fork of Logisim, runs on any Java 21+ platform, and is GPL-3.0 licensed.

Alternatives

LogisimDigitalLogisim-evolution forksModelSimIcarus Verilog

stars, 24h · #3,498

+~38

stars, 7 days · #5,232

+191

stars, 30 days · #4,227

7.8k

★ total · +0% this week

1.0k

forks · 133 open issues

Star history (as recorded here)

2026-10-20 · 7,802 ★ 2026-10-24 · 7,824 ★

LanguageJava

LicenseGPL-3.0

Created2014-09-19 (12y ago)

Last push2d ago

Watchers80

OwnerOrganization

Seen on GitHub Trending

2026-10-24 — #16 monthly in java · +191 ★
2026-10-23 — #17 monthly in java · +184 ★
2026-10-22 — #15 monthly in java · +186 ★
2026-10-21 — #18 monthly in java · +193 ★
2026-10-20 — #18 monthly in java · +192 ★

GitHub topics

circuit circuits digital-circuit digital-circuits digital-logic digital-logic-design education fpga logic logisim logisim-evolution simulator timing-diagram verilog vhdl

README

Loading README…

Blurb generated by claude-haiku-5-5 1d ago. Star deltas marked ~ are extrapolated from partial history.