verilog-to-routing / vtr-verilog-to-routing
git clone https://github.com/verilog-to-routing/vtr-verilog-to-routing.git
Verilog to Routing -- Open Source CAD Flow for FPGA Research
+0
stars, 24h · #52,855
+~2
stars, 7 days · #33,166
+~8
stars, 30 days · #36,520
1.3k
★ total · +0% this week
451
forks · 133 open issues
Star history (as recorded here)
LanguageC++
License—
Created2015-06-26 (11y ago)
Last pushtoday
OwnerOrganization
GitHub topics
Links
- GitHub: github.com/verilog-to-routing/vtr-verilog-to-routing
- Homepage: https://verilogtorouting.org
- Releases · Issues · Hacker News mentions
README
Loading README…