chipsalliance / verible

git clone https://github.com/chipsalliance/verible.git

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

—

stars, 24h

—

stars, 7 days

—

stars, 30 days

2.0k

★ total

309

forks · 603 open issues

Star history starts 2026-10-20; the chart appears after the second daily snapshot.

LanguageC++

License—

Created2019-11-07 (6y ago)

Last push27d ago

OwnerOrganization