adibis / brokenBench

git clone https://github.com/adibis/brokenBench.git

Systemverilog and UVM exercises inspired by ziglings

—

stars, 24h

—

stars, 7 days

—

stars, 30 days

30

★ total

3

forks · 0 open issues

Star history starts 2026-10-20; the chart appears after the second daily snapshot.

LanguageSystemVerilog

LicenseMIT

Created2026-08-13 (2mo ago)

Last push1mo ago

OwnerUser

GitHub topics

asic asic-verification systemverilog systemverilog-constraint systemverilog-simulation systemverilog-test-bench uvm uvm-testbench uvm-verification verification

Links

GitHub: github.com/adibis/brokenBench
Homepage: chipdv.io/projects/brokenbench/
Releases · Issues · Hacker News mentions