dv365lab / awesome-dram
git clone https://github.com/dv365lab/awesome-dram.git
A continuously updated DDR, LPDDR, GDDR & HBM engineering knowledge base: published and upcoming JEDEC standards, protocol, controller, PHY, timing and verification, plus a curated index of open-source design and verification projects.
+1
stars, 24h · #15,599
+~2
stars, 7 days · #24,613
+~10
stars, 30 days · #28,843
34
★ total · +2% this week
15
forks · 0 open issues
Star history (as recorded here)
LanguageSystemVerilog
License—
Created2026-09-05 (1mo ago)
Last push1mo ago
OwnerUser