alexforencich / verilog-ethernet
git clone https://github.com/alexforencich/verilog-ethernet.git
Verilog Ethernet components for FPGA implementation
+~1
stars, 24h · #13,810
+~5
stars, 7 days · #17,331
+~20
stars, 30 days · #22,045
3.1k
★ total · +0% this week
862
forks · 117 open issues
Star history (as recorded here)
LanguageVerilog
LicenseMIT
Created2014-11-19 (11y ago)
Last push1y ago
Watchers121
OwnerUser
Seen on GitHub Trending
- 2026-10-21 — #5 daily in verilog · +2 ★
- 2026-10-20 — #5 daily in verilog · +2 ★
Links
README
Loading README…