TinyTapeout / ttsky-verilog-template

git clone https://github.com/TinyTapeout/ttsky-verilog-template.git 🔥 on GitHub Trending today

Starter template for building Verilog designs that get fabricated on a Tiny Tapeout SKY130 shuttle chip.

Why you might care

Gives you a preconfigured repo with source, testbench, info.yaml and docs scaffolding plus a GitHub Action that builds ASIC files with LibreLane. Aimed at beginners and hobbyists who want a real chip from a Verilog design without setting up the physical flow themselves.

Alternatives

Tiny Tapeout DocsLibreLaneOpenLane

stars, 24h · #9,839

+~5

stars, 7 days · #17,327

stars, 30 days · #35,705

★ total · +5% this week

525

forks · 4 open issues

Star history (as recorded here)

2026-10-20 · 62 ★ 2026-10-23 · 64 ★

LanguageVerilog

LicenseApache-2.0

Created2025-06-27 (1y ago)

Last push9d ago

Watchers1

OwnerOrganization

Seen on GitHub Trending

2026-10-23 — #4 daily in verilog · +2 ★
2026-10-23 — #2 monthly in verilog · +9 ★
2026-10-22 — #2 monthly in verilog · +7 ★
2026-10-21 — #2 monthly in verilog · +7 ★
2026-10-20 — #2 monthly in verilog · +7 ★

Links

GitHub: github.com/TinyTapeout/ttsky-verilog-template
Releases · Issues · Hacker News mentions

README excerpt

# Tiny Tapeout Verilog Project Template
- Read the documentation for project
## What is Tiny Tapeout?
Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.
To learn more and get started, visit https://tinytapeout.com.
## Set up your Verilog project
1. Add your Verilog files to the `src` folder.
2. Edit the info.yaml and update information about your project, paying special attention to the `source_files` and `top_module` properties. If you are upgrading an existing Tiny Tapeout project, check out our online info.yaml migration tool.
3. Edit docs/info.md and add a description of your project.
4. Adapt the testbench to your design. See test/README.md for more information.
The GitHub action will automatically build the ASIC files using LibreLane.
## Enable GitHub actions to build the results page
- Enabling GitHub Pages
## Resources
- FAQ
- Digital design lessons
- Learn how semiconductors work
- Join the community
- Build your design locally
## What next?
- Submit your design to the next shuttle.
- Edit this README and explain your design, how it works, and how to test it.
- Share your project on your social network of choice:
 - LinkedIn #tinytapeout @TinyTapeout
 - Mastodon #tinytapeout @matthewvenn
 - X (formerly Twitter) #tinytapeout @tinytapeout
 - Bluesky @tinytapeout.com