lowRISC / ibex

Ibex is a parametrizable 32-bit RISC-V CPU core written in SystemVerilog for embedded control applications.

openhwfoundation / cva6

CVA6 is a 6-stage, single-issue, in-order 64-bit RISC-V CPU core written in SystemVerilog, supporting Linux-capable configurations.