verilator / verilator

Open-source SystemVerilog/Verilog simulator and lint tool that compiles hardware designs into multithreaded C++ or SystemC.