📈 GH Trending Explorer 🎲 Surprise me

Search: rtl-design · clear

oscar30gt / pulse

Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so it can be simulated and debugged.

▲ ~0/7d ★ 99 C++ 23d ago
haruto89610 / rtl-nic

Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.