chipsalliance / verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

yoheimuta / protolint

A pluggable linter and fixer to enforce Protocol Buffer style and conventions.