OpenXiangShan / XiangShan

Open-source high-performance RISC-V processor core written in Chisel, developed by the XiangShan project.

ucb-bar / chipyard

Open-source Chisel framework for building agile RISC-V systems-on-chip from cores, accelerators, and peripherals.